Assignments and System Verilog Code for the class "Experimentelle Hardware Projekte" at FSU Jena in summer semester 2022.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 
Isabell Pflug ecfb7c1ae7 🙈 added the simulator program to .gitignore since I don't feel like uploading several MB 3 months ago
slides 📝 added slides for the stopwatch and the possible student projects 3 months ago
submissions 🚧 started working on submission #14 10.2.2 3 months ago
system_verilog fixed the overview.md 5 months ago
.gitignore 🙈 added the simulator program to .gitignore since I don't feel like uploading several MB 3 months ago
readme.md 📝 added gitmoji reference to readme.md 4 months ago

readme.md

Gitmoji

"gute wissenschaftliche praxis"

  • nachvollziehbar
  • dokumentiert

u.a. deswegen nutzen wir git!

tools

oh nice, wir haben nextcloud für die "weiterführenden Daten"! Das find ich wunderschön.
Link: https://cloud.uni-jena.de/s/2pAJX3gBPrjCRRi

assignments